INTRODUCTION
The density of DRAMs has quadrupled every three years since their introduction almost 20 years ago, and il-Mbit In this paper, trends in DRAM technologies up to 64Mb are reviewed, emphasizing the above-described key issues between fabrication process and circuit design. Also, the prospects for these issues toward a gigabit era are discussed 2. DRAM TECHNOLOGY TRENDS (1) LOW VOLTAGE OPERATION To maintain the reliability of miniatured devices and to reduce power dissipation, low voltage operation [16] for traditional DRAM development is becoming essential. An external power supply Vcc of 5V has been maintained in the past decade ranging from 64Kb to 16Mb, followed by a 3.3-V Vcc for 64-Mb generation ( Fig.1) Recent concern has been on the acceleraled burn-in test capability, because an well-fixed Vl at normal operation prevents from providing a sufficiently high stress voltage to internal circuit devices during a burn-in test, and thus from performing successful device screening. To solve this problem, a dual-regulator scheme [8] featuring a raised Vl during a burn-in test has been proposed (Fig.2) (Fig.3) . The state-of-theart memory cell seen in the actually designed 64-Mb chips shows at least two new directions: advanced stacked cells [1] and stack-in-trench cells [2] . Alnnst 
PROSPECTS
In addition to high density and ultra-clean processes, special attention should be paid in the gigabit era to power supply standardization [10] , super low power, cell leakage current reduction, and low-cost technologies. [11. clarified by an example of power reduction (Fig.8) -0'6 -l;1.-"""1i"",",,o0"nr""0.,"0J: 
